 Preview

JEDEC JESD22-A117E

ELECTRICALLY ERASABLE PROGRAMMABLE ROM (EEPROM) PROGRAM/ERASE ENDURANCE AND DATA RETENTION TEST

standard by JEDEC Solid State Technology Association , 11/01/2018

View all product details

Most Recent

Track It

- Available Formats
  ℹ
- Options
- Availability
- Priced From ( in USD )
- PDF
- 👥
- Immediate download
- $67.00
- Add to Cart
- Printed Edition
- Ships in 1-2 business days
- $67.00
- Add to Cart
- Printed Edition + PDF
- Immediate download
- $90.00
- Add to Cart

Customers Who Bought This Also Bought

JEDEC JEP150A
Priced From $0.00
JEDEC JESD74A
Priced From $78.00
JEDEC JESD86A
Priced From $53.00
JEDEC JESD47L
Priced From $0.00

Full Description

This stress test is intended to determine the ability of an EEPROM integrated circuit or an integrated circuit with an EEPROM module (such as a microprocessor) to sustain repeated data changes without failure (program/erase endurance) and to retain data for the expected life of the EEPROM (data retention). This Standard specifies the procedural requirements for performing valid endurance and retention tests based on a qualification specification. Endurance and retention qualification specifications (for cycle counts, durations, temperatures, and sample sizes) are specified in JESD47 or may be developed using knowledge-based methods as in JESD94.

Product Details

Published:: 11/01/2018
Number of Pages:: 24
File Size:: 1 file , 200 KB
Note:: This product is unavailable in Russia, Ukraine, Belarus