Std

IEEE 1890-2018

IEEE Standard for Error Correction Coding of Flash Memory Using Low-Density Parity Check Codes

standard by IEEE , 02/28/2019

View all product details

Most Recent

Track It

Language:
    • Available Formats
    • Options
    • Availability
    • Priced From ( in USD )
    • Self Extracting File Format
    • 👥
    • Immediate download
    • $83.00
    • Add to Cart
    • Printed Edition
    • Ships in 1-2 business days
    • $106.00
    • Add to Cart
    • Printed Edition + PDF
    • Immediate download
    • $119.00
    • Add to Cart

Customers Who Bought This Also Bought

 

About This Item

 

Full Description

Scope

This standard specifies a method to construct two-level low-density parity-check (LDPC) codes and to utilize them as the error correction coding (ECC) scheme in non-volatile memories (NVM). The encoding and decoding methods as well as the implications on memory and overall system latency are presented. The simulation results comparing the two-level code construction scheme and the traditional one-level scheme, as well as the parity check matrices for several LDPC code rates and lengths are provided.

Purpose

This standard provides a method to utilize error correction coding in non-volatile memories. For this purpose, a two-level code construction method based on LDPC codes along with the decoding method is presented. This scheme outperforms the traditional method, while having slightly higher memory requirements and negligible delay

Abstract

New IEEE Standard - Active. A two-level code construction scheme for non-volatile memories (NVM) that is based on low-density parity-check codes is specified in this standard. This scheme constructs an auxiliary codeword that encodes a subset of bits from the primary packets stored in an NVM memory unit. The auxiliary codeword is decoded only when the detection of at least one of the primary codewords fails. The encoding and decoding techniques for this scheme are presented. The two-level scheme outperforms the traditional one-level method while it requires only a small memory overhead and negligible latency. Moreover, it outperforms the one-level scheme that uses a code that is twice as long in the low raw bit error rate regime.
 

Product Details

Published:
02/28/2019
ISBN(s):
9781504455879, 9781504453561, 9781504453554
Number of Pages:
51
File Size:
1 file , 1.5 MB
Product Code(s):
STD23440, STDPD23440, STDPL23440
Note:
This product is unavailable in Russia, Ukraine, Belarus