Hello. Sign In
Standards Store
JEDEC JESD 8-8 1996 Edition, January 1, 1996
Complete Document
Active, Most Current
Stub Series Terminated Logic for 3.3 Volts (SSTL-3)
$47.00 USD
In Stock
Print  :
$47.00 USD
In Stock
Print + PDF :
$65.80 USD
You save 30%
In Stock
This standard is a result of a major effort by the JC-16 Committee to develop a high performance CMOS-based interface suitable for high speed main memory applications in excess of 125 MHz.