Hello. Sign In
Standards Store




JEDEC JESD 82-16

Revision A, May 1, 2007

Complete Document

Definition of the SSTUA32866 1.8 V Configurable Registered Buffer with Parity Test for DDR2 RDIMM Applications



View Abstract
Product Details
Document History

Detail Summary

Active, Most Current

EN
Format
Details
Price (USD)
PDF
Single User
$63.00
Print
In Stock
$63.00
PDF + Print
In Stock
$88.20 You save 30%
Add to Cart

Product Details:


Description / Abstract:

This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of the SSTUA32866 registered buffer with parity test for DDR2 RDIMM applications. The purpose is to provide a standard for the SSTUA32866 (see Note) logic device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.